Abstract: A comprehensive study on the ternary dielectric, LaGdO 3 , synthesized and qualified in our laboratory as a novel high-k dielectric material for logic and memory device applications in terms of its excellent features that include a high linear dielectric constant (k) of ~22 and a large energy bandgap of ~5.6 eV, resulting in sufficient electron and hole band offsets of ~2.57 eV and ~1.91 eV, respectively, on silicon, good thermal stability with Si and lower gate leakage current densities within the International Technology Roadmap for Semiconductors (ITRS) specified limits at the sub-nanometer electrical functional thickness level, which are desirable for advanced complementary metal-oxide-semiconductor (CMOS), bipolar (Bi) and BiCMOS chips applications, is presented in this review article.
Introduction
The integration of silicon-based metal-oxide-semiconductor field-effect-transistors (MOSFETs) still fulfill Moore's law [1] by delivering microprocessors with Dennard-scaled dimensions, better data processing speed and higher energy efficiency (low power consumption) from one technology node to another. As the field effect transistors migrate from one generation to the other, the gate lengths are
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decreased and the spacing between the key contacts-gate, source and drain-reduces to a few tens of nanometers effecting the overlap of the electric fields that they generate. The resulting short channel effect is known as drain-induced barrier lowering (DIBL) [2] . The extent to which the drain has control in the channel is termed the natural length (λ l ) of the device, a parameter that is to be kept at 0.2 to 0.1 times the gate length in the device design in order to have well-controlled short channel characteristics. For a planar single-gate transistor, this term is formulated as: Si l Si GO GO ε ε tt  (1) where t Si and t GO are the thicknesses of the silicon and gate oxide layer and ε Si and ε GO are their permittivity. It is clear from Equation (1) that density scaling in future logic generations with minimized short channel effects (or natural length λ l ) can be realized by thinning down the thicknesses of the channel layer (the concept of ultra-thin-body fully depleted silicon-on-insulator (UTB FD SOI) CMOS) and the gate oxide layer and by using a qualified high-k gate dielectric of higher permittivity than SiO 2 -or hafnium silicate-based gate oxide materials.
An intensive quest for alternative high-k gate oxides dictated by International Technology Roadmap for Semiconductors (ITRS) [3] commenced in the 1990s for enhanced capacitance density or electrostatic control and reduced gate oxide leakage or standby power. However, it took more than a decade for its implementation into the mainstream CMOS process flow. In 2007, high-k/metal-gate (HKMG) technology was successfully launched in the 45-nm logic technology generation to address the drawbacks of high-k/poly-Si structures, such as higher threshold voltages due to Fermi-level pinning at the interface [4] and severely degraded channel mobility caused by the coupling of the low energy surface optical phonon modes (arising from the polarization of the high-k dielectric) to the inversion channel charge carriers [5] . This entry of HKMG marked a revolutionary change in transistor technology in terms of lower gate leakage, lower switching power and higher drive current. Afterwards, non-traditional scaling methodologies, like multi-gate transistors (finFETs), fully depleted silicon-on-insulator (FDSOI) and strained silicon, helped in the continued scaling down to the 22-nm node.
Metal-insulator-metal (MIM) stacked capacitors find extensive applications, such as radiofrequency (RF) coupling and bypass capacitors in oscillator and resonator circuits, filter and analog capacitors in analog/mixed-signal (AMS) circuits, decoupling capacitors for microprocessors (MPUs), as well as storage capacitors in dynamic random access memory (DRAM) and embedded DRAM (eDRAM)/logic devices. The efficient approach towards density scaling MIM devices is to replace the conventional silicon dioxide (SiO 2 ) or silicon nitride (Si 3 N 4 ) films by alternative high-k stacked charge storage layers for higher capacitance density (>20 fF/μm 2 ), reduced feature size (4f 2 cell size, where 4 is a design factor and f the half-pitch in microns), low standby power (~10 −8 A/cm 2 at 1 V) at the access transistor and storage capacitor and stable sensing (good contrast in logic levels). The new dielectric material must fulfill additional requirements, such as good capacitance (permittivity)-voltage linearity, a high quality factor (
(1/ tan δ) 20
Q  ) and an elevated breakdown voltage.
As required in the ITRS process integration, devices and structures (PIDS) table, targeted equivalent oxide thicknesses (EOTs) of ~7.3 Å and ~3 Å were needed for alternative high-k dielectric materials as early as 2014 in the 18-nm logic and 24-nm DRAM technology generations, respectively.
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Such a lower electrical functional thickness may be unfeasible in logic devices with the materials used at present, due to their relatively low dielectric constant ≤15. This situation requires that new candidate materials be identified soon. To this end, we have developed a promising inter-lanthanide oxide-based high-k material, LaGdO 3 , and characterized it as a potential candidate for capacitors for future sub-nanometer logic (MOSFETs) and memory nodes (DRAM and MIM films). In this article, we present a comprehensive review of the structural, optical, dielectric and electrical properties of this new electronic device material and demonstrate it as a material of interest/importance [6] .
Theoretical Estimation of k-Value of LaGdO 3
The theoretical relationship between the dielectric polarizability and k-value (ε r ) of a material is given by the well-known Clausius-Mossotti equation [7] :
where m V and α T D are the molar volume and total dielectric polarizability of the material, respectively. The molar volume is formulated as:
1 cos α cos β cos γ 2cos α cosβ cos γ
where a, b and c are unit cell axes lengths, α, β and γ are the inter-axial angles and Z is the number of formula units per unit cell. 
where n is the total number of types of ions in the formula unit and v i is the number of Type i in the formula unit. The relative dielectric permittivity (ε r ) value of the LaGdO 3 was estimated to be 23.1. Such a higher dielectric constant of this new electronic device material is of great interest for the semiconductor industry.
Qualification of LaGdO 3 As a Potential High-k Dielectric
In this section, synthesis of LaGdO 3 dielectric ceramics and identification of this compound as a potential high-k material through their structural, chemical, dielectric and electric characterizations will be discussed.
Synthesis, Phase Identification and Structural Properties of LaGdO 3 Ceramics
Polycrystalline LaGdO 3 powders were synthesized by a high-energy solid state reaction from a stoichiometric mixture of La 2 O 3 (99.9%) and Gd 2 O 3 (99.9%) precursors that were pre-fired at 700 °C in argon atmosphere to remove the water content. Mixtures of La 2 O 3 and Gd 2 O 3 powders were mechanically ball milled for 10 h and then calcined at various temperatures between 1100 to 1500 °C for 12 h. The phase purity of the material was checked by X-ray diffractometry (XRD). The as-synthesized single phase powders were pressed in the form of a thick pellet at four tons of pressure and later sintered at 1500 °C for 4 h. Rietveld refinement of XRD spectra and damped harmonic oscillator modeling of the Raman spectra were employed to establish the layered B-type monoclinic crystal structure of LaGdO 3 and to determine the atomic positions, coordination numbers, inter-ionic lengths, etc. Figure 1 shows the results of XRD analysis of the bulk material and reveals the formation of the single phase with a B-type monoclinic structure and a C 2 /m space group [10] . The unit cell parameters measured at ambient temperature were a = 14.4331Å, b = 3.6888Å, c = 8.9967Å and β = 100.572° and are in good agreement with those reported elsewhere [8] . One may note that the incorporation of larger isovalent La ions into Gd 2 O 3 (JCPDS (Joint Committee on Powder Diffraction Standard) # 42-1465) resulted in an increase in the lattice parameters and, hence, the unit cell volume. Employing these refined (larger) cell parameters in a Clausius-Mossotti relationship, the re-calculated relative dielectric permittivity (ε r ) of LaGdO 3 was 22.69, slightly lower than the value obtained in the previous section due to enhanced molar volume m V . Reprinted with permission from [11] . Copyright 2014 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim. Figure 2 shows the three-dimensional perfectly layered structure model of a large B-type LaGdO 3 unit cell projected along the b-axis. Consecutive layers are separated by b/2 along the a-and c-axes, and they are stacked along the b-axis. At ambient conditions, the unit cell consists of two primitive cells, six formula units and 30 atoms. The 12 cations (6 La and 6 Gd ions) having a six or seven oxygen coordination number are seated at centro-symmetric sites with m/C s symmetry crystallographic sites. Figure 3 demonstrates the temperature-dependent behavior of all observed Raman active modes of LaGdO 3 bulk from 100 K to 1400 K at an interval of 100 K. The factor group analysis for the B-type monoclinic structure is given by ) ( 14 ) The analysis of the observed vibrational modes of LaGdO 3 ceramics were carried out using the damped harmonic oscillator (DHO) model [13] . Out of the predicted 21 Raman-active modes, 17 modes were distinct at 300 K and well fitted with the anharmonic phonon function. The temperature-dependent Raman spectra demonstrates that: (i) all of the low frequency modes below 120 cm −1 were almost temperature independent (softening within 3-5 cm −1 ) and intense until 1400 K;
(ii) in comparison with the low frequency modes, other modes were more intense near the phase transition temperature (600-900 K); (iii) the 230-240 cm −1 mode was very intense below 500 K, and it became a sharp shoulder until 900 K with the evolution of several other intense modes between 200 and 450 cm −1 ; (iv) most of the mid-frequency modes disappeared above 900 K; (v) only two sharp modes were present in the mid-frequency range; and (vi) three diffuse luminescence peaks at 637, 671.1 and 753.9 cm −1 disappeared below 160 (±5 K) and above 1000 K. Above 900 K, the disappearance of all high frequency modes (>600 cm −1 ), the merger of several mid-frequency modes (between 200 and 500 cm −1 ) into two distinct modes and the persistence of a total of seven well-defined modes was observed, a direct indication of a possible structural phase transition from monoclinic to tetragonal/pseudocubic. Energy-dispersive X-ray (EDX) and X-ray fluorescence (XRF) analysis confirmed that the annealed/sintered ceramics are stoichiometric with a La 2 O 3 :Gd 2 O 3 mass percentage ratio of 48:52 (not shown). X-ray photoelectron spectroscopy (XPS) was employed to study the elemental composition, empirical formula, chemical state and electronic state (+3) of the elements that exist in the compound [14] .
Dielectric Properties and Electrical Conduction of LaGdO 3 Ceramics
For temperature-dependent dielectric and DC leakage current measurements, LaGdO 3 pellets of 1 mm in thickness and 7 mm in diameter were DC sputtered at room temperature with Pt to form the top and bottom electrodes, and the resulting MIM structures were annealed at 400 °C in air for proper adhesion of Pt and the recovery of the possible sputter damage. Figure 4 depicts the variation in the real part of the dielectric permittivity (ε r ) and loss tangent (tanδ) as a function of the frequency (100 Hz to 1 MHz) in the temperature range of 175 K to 500 K. The k-value and loss tangent were found to be ~21.5 and ~0.003, respectively, at 300 K. The variation in ε r is less significant (+4% and −1%), and the loss tangent is less than 0.005 throughout the temperature and frequency measurement range. These features are advantageous as far as the gate oxide and DRAM applications of this material are concerned. Furthermore, one may note that the experimentally achieved value of ε r is comparable with the theoretical prediction given in the previous section. shows an increase in AC conductivity (σ ac ) with frequency for various temperatures. The frequency dependence of the dynamic conductivity follows the double power law with a long-range translational hopping-based DC plateau (Region I, below 3 kHz), a short-range hopping based mid-frequency region (Region II, 3-100 kHz) and a localized or reorientational hopping-based high frequency region (Region III, 100-1000 kHz). The dispersive behavior in σ ac is found to obey the double power law given by:
where σ dc is the frequency-independent DC conductivity, ω = 2πf is the angular frequency and A, B, n 1 and n 2 are material-dependent constants. The parameters evaluated after simulation are given in Table 1 as a function of temperature. Throughout the range, the double power law exponents show an overall decreasing trend with temperature (Figure 5b ), indicative of a large polaron hopping mechanism. Figure 6 shows the electrical conductivity (log scale) plots as the function of 1000/T (K −1 ) for DC, 100 Hz, 1 kHz, 10 kHz, 100 kHz and 1 MHz. σ dc at room temperature is 2-6 orders less than σ ac , since the electrons confined to traps can contribute to alternating current, not to steady current. The dynamic conductivity increases with the increase in temperature and approaches DC conductivity asymptotically at all frequencies at elevated temperatures. The DC conductivity verified the validity of the Arrhenius relation. A very low activation energy of 0.05 eV in the 200-400 K range suggests that electronic charge carriers are predominant in the electrical conduction, whereas the high activation energy of 0.92 eV in the 400-600 K range advocates for the mobility of oxygen ions. Figure 7 shows the capacitance-voltage (C-V) characteristics of LaGdO 3 ceramics in the MIM configuration at 1 MHz. There is little variation in capacitance with the application of bias voltage. No hysteresis (linear electrical response) was obtained while sweeping the bias voltage from −10 V to +10 V. Figure 8a shows the symmetric J-E (leakage current density versus applied electric field) plots of LaGdO 3 bulk with respect to positive and negative bias. The leakage current density measured of the MIM stack was very low (2 nA/cm 2 at 5.7 kV/cm) at 300 K and increased with temperature up to 20 μA/cm 2 at 5.7 kV/cm at 600 K. Figure 8b shows the linear lnσ dc versus E 1/2 /k B T plot for negative and positive voltages. The optical dielectric constant, ε  , estimated from the slope of the plot at room temperature is 3.6 and 0.9 for Poole-Frenkel (PF) and Schottky emission (SE) [16] , respectively. In this case, SE can be ruled out, as ε  cannot be less than one (or the velocity of light cannot be greater than c in the insulator), and one can conclude that the bulk limited PF may be the major electrical transport mechanism. We have shown in earlier work [17] that the conduction is not due to Simmons modification of the Schottky emission. The Simmons model is often correct for conduction in oxides where the electron mean-free path is smaller than the Schottky barrier width; but in the present case, the fact that Poole-Frenkel models yield the correct optical dielectric constant is an unambiguous proof of that mechanism.
LaGdO 3 has been identified as a potential high-k candidate for the future CMOS and DRAM technology generations, in terms of its electrical properties in the ceramic form. Hence, LaGdO 3 thin films deposited on suitable substrates were investigated for such applications, and the results are presented in the following sections. Figure 6 . The AC and DC electrical conductivity of LaGdO 3 as a function of reciprocal temperature. Reprinted with permission from [15] . Copyright 2012 AIP Publishing LLC. 
Optical Properties of Amorphous LaGdO 3 Thin Films and Their Electronic Band Match-Up with Si
A high-energy bandgap and a high band offset with the channel (Si in this case) are two of the major criteria in selecting a new high-k material that can be used as a gate dielectric in logic devices or as the bottom layer of a dielectric stack in a memory device. For reliable device performance, the leakage currents can be decreased exponentially by using materials with higher conduction and valence band discontinuities (preferably >1.5 eV) [18] . Optical constants, such as the energy bandgap (E g ), the refractive index (n), the extinction coefficient (k), the long wavelength refractive index ( n  ) etc., can be determined accurately by carrying out optical characterization, which, in turn, helps in deriving the degree of disorder, electronic band structure and defect concentrations. The carrier transport properties at a high-k oxide/semiconductor interface can be well inferred by deducing the electron affinity (χ), and charge neutrality level ( CNL  ) in addition to E g . Accurate knowledge of these optical and electronic parameters is essential for identifying potential device applications of high-k dielectrics in microelectronics, optoelectronics and optics. Optical dielectric functions and the band lineup of LaGdO 3 thin films fabricated on quartz and HF (hydrofluoric acid)-last pre-cleaned bare silicon substrates by pulsed laser deposition (PLD) were determined by analyzing the UV/visible transmission, and XPS spectra along with those of RHEED (reflection high energy electron diffraction) and XRD, are presented in this section. Figure 9 shows the well-oscillating transmittance spectra of LaGdO 3 thin layers with ~90% transmission and a clear absorption edge. The direct bandgap (E g ) was determined from the modified square law-based bandgap calculations using (αhν) 2 versus hν plots, by extrapolating the linear portion of the absorption curve (linear fit) to the x-axis, where absorption coefficient becomes zero (Figure 9 , inset). The absorption edge shifts towards higher energy with the decrease in film thickness, and that resulted in the E g increase (blue shift, ΔE g 0.27 eV). The measured high E g values are 5.43, 5.6 and 5.7 eV for films with 725-nm, 350-nm and 170-nm thicknesses, respectively. A higher degree of amorphousness and defect concentration may be the reason for the observed blue shift in E g in thinner films [19] . The optical constants, refractive index (n) and extinction coefficient (k) of all the films have been estimated from the optical transmission spectra by using the "envelope method" [20] , and the data are illustrated in Figure 10 along with their Cauchy-Urbach modeling [21] . Substituting the simulated parameters, the dispersion model for LaGdO 3 can be formulated as: 3 8 2 4 8.76 10 7.98 10 
Further, the refractive index dispersion behavior was found to have a linear fit showing the applicability of the Sellmeier single electronic oscillator model [19, 22] , and the important physical parameters evaluated for LaGdO 3 are summarized in Table 2 . The values of the refractive index estimated were high and in the 2.05-2.29 range. The total optical losses caused by absorption and scattering k-values were very low (4 × 10 −3 -17.5 × 10 −3 ) for the high-quality films. One may note that the values of the long wavelength refractive index, , calculated were in the range of 2.02-2.05 and are compatible with the value (1.9) estimated from the leakage conduction studies in LaGdO 3 ceramics in the previous section. The electronic dielectric constant ( 2 ε n   ), which is termed the dielectric responses of valence electrons, was derived for the three LaGdO 3 samples and were 4.104, 4.124 and 4.2, in the order of decreasing thickness. This parameter is small in comparison with the dielectric constant ( rl ε ε ε   ) measured for LaGdO 3 ceramics ~21.5. In other words, this ternary oxide has a lattice dielectric constant (ε l , the dielectric responses of lattice vibrations) much bigger than its electronic counterpart.
One of the basic criteria to select an alternative high-k dielectric material is that it must form a high quality interface with the Si channel. The interface behavior of a given high-k material can be understood by a key parameter, called pinning factor S, independent of the metal or semiconductor with which it forms an interface at a metal-semiconductor interface (MSI) or oxide-semiconductor interface (OSI). The factor, S, a dimensionless quantity, is a measure of the degree of alignment or pinning caused by the interface states at an insulator (wide energy gap semiconductor)/semiconductor heterostructure and is given by the Monch empirical relation [23] . 
The value of S falls in the range of zero to one. A value of "0" corresponds to a strong pinning or Bardeen limit, and a value "1" indicates the unpinned Schottky limit. The pinning factor for LaGdO 3 films was estimated by substituting the long wavelength refractive index, , values in Equation (8) and was found to follow the theoretical variation in S with the electronic component of dielectric constant or . The pinning factor is also a measure of the Fermi-level stabilization at an MSI. The measured value of S ~0.5 ( Table 2) is indicative of partial Fermi-level stabilization and is similar to the value reported for the other two well-studied gate dielectrics, HfO 2 and La 2 O 3 [25] . The moderate value of this parameter indicates that it plays a role in defining the band alignment and in the stoppage of charge transfer (low leakage currents). Furthermore, the S value implies that weak pinning probably Before a particular high-k material is selected for CMOS device applications along with Si channel, it is very important to know the bandgap and the band offsets between it and the semiconductor channel. Such a study will help to find out how the bands are lined up and whether there is sufficient offset (preferably ≥1.5 eV) in the valence band (∆E v ) and conduction band (∆E c ) to pursue the high-k application. Kraut procedure [26] is a widely used method to estimate the valence band offset (ΔE v ) in a semiconductor-oxide heterojunction with a high degree of accuracy and involves concurrent measurements of the core level and valence band spectra in the bulk semiconductor, bulk oxide and ultra-thin heterostructure using high-resolution XPS. The conduction band offset (ΔE c ) can be derived by using the energy bandgap values of the semiconductor and the oxide materials. For this purpose, bulk oxide (~30 nm-thick) film and ultra-thin film (~4 nm-thick) of LaGdO 3 were fabricated on an HF-last Si (100) substrate by PLD. Figure 11a shows the RHEED pattern along the (100) azimuth of silicon with visible Kikuchi lines in a high vacuum (2 × 10 −6 Torr) before commencement of LaGdO 3 deposition. The in situ evolution of featureless RHEED images corresponding to the disordered phase during the growth of LaGdO 3 at 300 °C, 250 mJ laser pulse energy and ~1 mTorr oxygen partial pressure are given in Figure 11b ,c. The XRD spectra of these LaGdO 3 /Si films are depicted in Figure 11d ,e, respectively. The absence of any Bragg peaks revealed the amorphous structure of the as-grown films. The valence band maximum of silicon and LaGdO 3 in the bulk form with respect to the Fermi level was determined by extrapolating the leading edge of the valence band spectrum to the base line and finding the intersection point. Figure 11 . The in situ evolution of structure less RHEED patterns during LaGdO 3 film growth: (a) on Si (100) substrate; (b) after deposition by one laser ablation shot (layer thickness ~2 Å); (c) after completion of deposition (layer thickness: ~30 nm). The XRD spectra of amorphous LaGdO 3 ultra-thin films of thicknesses (d) ~4 nm and (e) ~30 nm on Si (100) substrates. Reproduced by permission of ECS-The Electrochemical Society [24] . 
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The energy separation between the Si p 2 centroid and the leading valence band edge in HF-last dipped p-Si was estimated to be 98.96 ± 0.05 eV [28] . The corresponding value between the La 2 / 5 4d centroid and the leading edge of valence band for bulk LaGdO 3 film was 100.2 ± 0.05 eV. The binding energy difference between the La 2 / 5 4d and Si p 2 core levels in the ultra-thin film was estimated to be 3.15 ± 0.05 eV. Substituting these values in Equation (9), we determined the valence band offset to be 1.91 ± 0.15 eV. Having the values of the average energy bandgap (5.6 eV) from optical transmission spectroscopy and the valence band offset from XPS analysis, we determined the conduction band offset using the following relation, E (1.12 eV) is the corresponding parameter for silicon. These extracted parameters are schematically illustrated in the band lineup diagram in Figure 13 . The estimated conduction and valance band discontinuity are high enough to suppress the electron or hole injection into the conduction and valence band of LaGdO 3 from the Si substrate; thus, effecting higher accumulation capacitance and reduction in the gate oxide leakage, meeting one of the qualification criteria of gate oxides. The band offset is determined by the energy gaps of the semiconductor channel and the gate oxide and the high-k/Si interface dipole generated as a result of the electron transfer from the electropositive species, La and Gd, across the interface to the SiO x interlayer or silicon channel. The electron and hole transfer across/between the interface gap states (within the energy bandgap) of the semiconductor and gate oxide tends to align the Fermi level of the semiconductor and their interface gap states, which is defined as the charge neutrality level (CNL). The ideal Schottky barrier height (SBH) model is not applicable for LaGdO 3 , as its S ≈ 0.5, and this value predicts an asymmetric band match-up and is observed as depicted in Figure 13 . 
we have estimated CNL  of LaGdO 3 to be 2.11 ± 0.05 eV above its valence band maximum (VBM). It is worth mentioning that the above expression (Equation (11)) is a simplified form of the original Cowley and Sze relation, in which the extra term corresponding to the space charge in the depletion depth has been discarded, and this was pointed out by Rhoderick [33] .
Amorphous LaGdO 3 -Based High-k Metal Gate Devices with Sub-Nanometer Equivalent Oxide Thickness
Amorphous thin films of LaGdO 3 were fabricated on two types of H-terminated p-Si substrates (thin films on (111)-oriented Si with ~3-6 Ω· cm resistivity and ultra-thin films on (100)-oriented Si with ~0.1-1 Ω·cm resistivity) by using PLD, as described in the previous section, in order to evaluate the device performance of this new material as gate oxides. The major approaches implemented towards achieving sub-nanometer EOT, with reduced defects (e.g., oxygen vacancies) in the LaGdO 3 layer and minimized LaGdO 3 /Si interfacial reaction, include: (i) optimization of deposition temperature to a low value of ~300 °C ; (ii) control of the time of oxygen introduction into the growth chamber and the duration of the exposure of the bare Si wafer to oxygen ambient; (iii) lower oxygen partial pressure of ~1-2 mTorr during ablation; and (iv) preserving the ultra-thin heterostructures in an inert environment of high purity argon. Platinum electrodes of an area ~2.5 × 10 −5 cm 2 and a thickness of about 50 nm were DC sputtered at a power density of ~1 W/cm (MOSCAP) HKMG devices. The resulting structures were annealed in forming gas at 400 °C for 20 min to reduce the interface trap density. Figure 14 shows the C-V characteristics of forming gas passivated n-type MOS devices measured at a frequency of 100 kHz. The dielectric constant (k) was estimated to be 20.5 ± 2.4 from the accumulation capacitance density in terms of the EOT (without quantum mechanical correction) as a function of the XRR (X-ray-reflectometry) physical thickness of the LaGdO 3 layer on both types of substrates, as depicted in Inset (a) of Figure 14 . The intercept on the EOT axis (in the same inset) reveals that there exists an interfacial layer (perhaps of La-Gd silicate) having a thickness of 4.5 ± 1Å with a moderate high-k-value (~8-14 for La silicate [34] , much higher than that of SiO 2 ) formed, possibly due to the reaction between LaGdO 3 and Si at the interface. In the majority of the atmosphere/ambient-exposed thicker films with EOT greater than 8 nm, the observed flat-band voltage (V fb ) shift was negative, which is undesirable for CMOS applications and could be due to the presence of positive oxide charges in the form of oxygen vacancies V 0 2+ [35] and/or due to the incorporation of moisture (which replaces O 2 −2 sites with (OH) − in amorphous high-k oxide) [36] . On the other hand, the thinner films with an electrical functional thickness <1. Figure 15 shows the unsaturated (4.08 µF/cm 2 at −1 V) close to ideal C-V plots of Pt/LaGdO 3 /p-Si n-MOS devices, with an LaGdO 3 physical thickness of ~3 nm (grown with better interfacial layer control and kept in an argon atmosphere) measured at 100 kHz. A flat band voltage, V fb , of ~37 mV, a threshold voltage, V t , of ~1.11 V, a negligibly small hysteresis of ~2 mV (ΔV fb between sweeps) and an interface trap density, D it , of ~6 × 10 12 cm −2 eV −1 were determined from the C-V curve. The EOTs estimated from the accumulation capacitance by fitting experimental C-V data to the ideal simulation curve with and without quantum mechanical correction by using NCSU CVC program [37] were ~5.4 Å and 8.4 Å, respectively. These values make LaGdO 3 a promising high-k material that has the potential to enable continued scaling. The cross-sectional image of one of the LaGdO 3 /Si heterostructures with an ~8 nm-thick insulating layer investigated using high-resolution transmission electron microscopy (HRTEM), as shown in Figure 15b , revealed a thin, structureless interlayer of a thickness ~6 Å between the LaGdO 3 layer and Si substrate, due to the formation of La-Gd silicates (dark layer) and/or silicon oxide (SiO x ), and that is in good agreement with the deduced value from electrical measurements. The absence of any sharp rings or bright spots in the selected area electron diffraction (SAED) pattern of the same LaGdO 3 layer depicted in Figure 15a indicates the amorphous nature of the PLD-grown high-k layer. The O (oxygen) 1s spectra (Figure 15c ) of the LaGdO 3 layer were found to be asymmetrical with a much wider line width (FWHM) of ~3.2 eV in comparison with that of the symmetrical O1s spectra of pure SiO 2 (a narrower FWHM of ~1.8 eV) [38] , indicating possible bonding of oxygen to La and Gd in addition to Si in the interlayer. Multiple oxygen bonding states were recognized by Gaussian deconvolution of the O1s spectra into three components corresponding to three different chemical compositions [39] ) and validated the findings from cross-sectional HRTEM measurements. The nonstoichiometric interfacial layer formation is beneficial in two ways: (i) metal silicate has a higher permittivity [34] than SiO x to boost the sub-nanometer EOT scaling; and (ii) it causes less carrier (remote coulomb) scattering and mobility reduction [40] . Temperature-dependent gate leakage current characteristics were measured for MOS devices with 5.4 Å (with quantum mechanical corrections) and 8.4 Å (without quantum mechanical corrections) EOTs in the 300-450 K temperature range in order to study their current conduction mechanism(s) and device reliability and are illustrated in Figure 16a . A low leakage current density of 0.3 A/cm 2 (at the sub-nanometer EOT level) was observed at accumulation at an applied gate voltage of 1 V below the flat band voltage (V G = V fb -1) (−3.5 MV/cm). The current transport mechanism was found to be Schottky emission dominated at low fields (Region I) and quantum mechanical tunneling at high fields (Region II) during negative gate bias. Positive gate bias current was determined to be a combination of Schottky emission and trap-assisted tunneling (Region III) [17] . Gate leakage current densities of various LaGdO 3 ultra-thin films on Si as a function of their respective EOTs and their comparison with ITRS limits [3] and classical SiO 2 /Si heterostructures [41] are depicted in Figure 16b . Leakage current densities at −1 V were low and were in the range from 2.3 × 10 −3 to 0.35 A/cm 2 for films with EOT from 1.8 to 0.8 nm, and all these values are lower by at least four or more decades in comparison with the stringent ITRS requirements and thermal SiO 2 films, which validates the charge storage capabilities and, consequently, the applicability of this new material in future technology nodes. 
Long n-Channel LaGdO 3 Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs)
Encouraging transistor behavior was achieved with high-k LaGdO 3 thin films as the gate oxide [42] . Figure 17a shows the drain current characteristics of the n-MOSFET with a 65 nm-thick LaGdO 3 gate-oxide layer, a channel length (L) of 8 μm and a channel width (W) of 12 μm at room temperature for different gate voltages. The drain current, I D , varied from 2 μA to 90 μA with gate voltage variation from its sub-threshold characteristics (Figure 17b) In this section, the characteristics of planar MIM mono-dielectric layer stacks fabricated using pulsed laser deposited thin films of high-k dielectric LaGdO 3 are presented in order to evaluate the performance of this new material for more demanding MIM capacitor applications, such as radio frequency (RF) coupling and bypass capacitors in oscillators and resonator circuits, filter and analog capacitors in analog/mixed-signal (AMS) circuits, decoupling capacitors for microprocessors (MPUs), as well as storage capacitors in DRAM and embedded DRAM (eDRAM)/logic devices. Figure 18 shows the inverse of capacitance density and capacitance equivalent thickness (CET) of Pt/LaGdO 3 /Pt structures at zero bias field as a function of dielectric layer thickness for several AC signal frequencies. The dielectric constant (k) value was determined to be 19 ± 2 from the slope of the straight line fit in Figure 18a , and it can also be concluded from the intercept on the ordinate that there exists a parasitic interfacial layer of unknown composition having a thickness of 1.5 ± 0.3 Å, developed possibly due to reaction between LaGdO 3 and platinum at the interface. The capacitance densities achieved were promisingly high enough (~19-21 fF/μm 2 at a CET of 1.75 nm) for MIM device applications and were found to remain nearly constant throughout the applied bias voltage range. C-V characteristics recorded at 100 kHz indicate a systematic capacitance scaling with dielectric layer thickness, as illustrated in Figure 18a by the increase in capacitance density from ~13.3 to 43.5 fF/μm 2 with a reduction in CET from ~2.6 to 0.66 nm, respectively, at zero bias voltage. The lowest electrical functional thickness achieved in the present study is ~0.66 nm, and this capacitor has the highest dielectric losses (Q = 7.05). 
CET (nm)
The voltage linearity, a key parameter that an alternative high-k linear dielectric candidate for MIM applications must have, can be verified by simulating the experimental C-V plots with the quadratic law [44] :
where V is the applied voltage, C v and C 0 are the capacitance at a specific applied voltage and at zero voltage, respectively, α and β are the quadratic and liner voltage coefficients, respectively, expressed in units of parts per million (ppm)/V 2 and ppm/V, respectively, and ΔC/C 0 is the normalized capacitance.
α, also called the voltage coefficient of capacitance (VCC), is a more relevant quantity to be minimized, and its value should be maintained within 100-1000 ppm/V 2 for RF and AMS device applications [3] , respectively. As shown in Figure 19a , the normalized capacitance following a positive parabolic path (positive αvalues) with bias voltage may be due to the high degree of electric field polarization and carrier injections [45, 46] , and this parameter increases with the reduction in dielectric thickness (electric field enhancement) in MIM capacitors, as shown in Figure 19b . VCC increased from 584 ± 0.15 to 2150 ± 3 ppm/V 2 with a decrease in CET from ~2.6 to 0.66 nm. The thickness dependency of VCC is considered an inherent property and is found to obey the relation α ∝ (1/t r ), where t, the high-k film thickness, is proportional to CET. In this study, the estimated value of the exponent "r" was small and nearly equal to one [47, 48] and shows that LaGdO 3 -based MIM capacitor structures can be down scaled more efficiently (in terms of CET) with lesser voltage linearity reduction in comparison with other high-k materials of larger "r" [49] . Normalized capacitances modeled with the voltage linearity law given by Equation (12) are represented by dashed lines in Figure 19a . The observed nonlinearities (non-symmetry) in the C-V characteristics for positive and negative bias voltages (large β) may have originated possibly due to the presence of oxygen vacancies, non-linearities of the metal-oxygen bond polarizability, trap sites at the vicinity of the metal-dielectric interface, etc. [50, 51] , and can be improved by post deposition annealing in oxygen/nitrogen plasma, ultraviolet (UV) or ozone environments [52] at temperatures compatible with the back end of line (BEOL) process. It is worth noting that experimentally determined VCC and capacitance densities fit with the theoretical plot reported by Blonkowski et al. [44] , and the quadratic electric field coefficient, α E , for LaGdO 3 was found to be in the range of (1-4) × 10 −19 m 2 /V 2 . The variation in α with AC drive frequency for various CETs is depicted in Figure 19c and shows a weak rise in α with decreasing frequency for capacitors with CET of 1.75 and 2.6 nm. This behavior is possibly due to the lower mobility of the free carriers at higher AC signal frequencies, which, in turn, results in a larger relaxation time and a smaller quadratic capacitance variation [50] . At very high frequencies (above 1 MHz), this extrinsic contribution to VCC ( ext E α ) is expected to keep lowering, whereas the thickness-independent intrinsic contribution ( int E α ) from the bulk-effect properties of the films remains steady ( [53] . However, the MIM structure with a sub-nanometer CET of ~0.66 nm showed the opposite trend. This behavior can be explained by considering the fact that for thinner layers (~3 nm), the time for the carriers to cross the high-k dielectric medium is smaller and, consequently, the frequency of extrinsic free carrier contribution to the dielectric relaxation must be larger than that for the other two thicker layers. This feature can be further confirmed if one assumes space-charge-relaxation as the origin of the extrinsic contribution, since the cut-off frequency of the relaxation varies in proportion with the conductivity in that case. A higher conductivity (leakage current density of 0.1 A/cm 2 at 1.5 V (Figure 20) ) and a quality factor (Q) of ~7 at zero applied bias (Figure 19b ) are obtained for this MIM capacitor, and correspondingly, a higher capacitance variation is observed (α = 2,150 ppm/V 2 at 100 kHz) with respect to the other two of the higher CETs. The extrinsic carrier relaxation maximizes at higher frequencies, and hence, the net quadratic voltage coefficient/permittivity gets enhanced. The percentage variation in the dielectric constant is displayed in Table 3 . It is worth mentioning that all the ultra-thin MIM capacitors investigated have shown a very low capacitance/permittivity variation (<0.6144%) at ± 2 V bias in the 10 kHz-1 MHz frequency range. Ambient leakage current density-bias voltage characteristics beyond the dielectric breakdown voltage are displayed in Figure 20a for three different thicknesses of the LaGdO 3 layer. The Schottky barrier height for the symmetric MIM architecture was determined to be ~3.82 eV (Figure 20b) , by considering the work function of Pt (Φ = 5.3 eV) and the previously determined energy bandgap (E g = 5.6 eV) and electron affinity (χ = 1.48 eV) values of LaGdO 3 . The linear evolution (scaling) in the breakdown voltage with CET is illustrated in Figure 20d . The equivalent breakdown field estimated from the slope of this plot was about ~36 MV/cm, which comes out to be ~6 MV/cm (breakdown field, BD (equivalent field 3.9) / Ek  ) by using the dielectric constant of LaGdO 3 (k ~ 22).
One may notice that this obtained experimental value is comparable with the theoretical value estimated (5.5 MV/cm) by applying the "square root" rule in accordance with the thermo-chemical/molecular model [54] for the breakdown field 
Conclusions
The room temperature, perfectly layered B-type monoclinic crystal structure of LaGdO 3 has been established utilizing the X-ray diffraction method, and its structural evolution with temperature has been probed by Raman spectroscopy studies. This high-k material has been identified as a potential high-k candidate through the investigation of the temperature and frequency-dependent dielectric properties, the leakage conduction mechanism of polycrystalline ceramics and the physical, optical, XPS and electrical characterizations of amorphous thin films. Encouraging figures were obtained for the complex refractive index, the dispersion parameters of the index of refraction, the energy bandgap, the band offsets of the LaGdO 3 /Si heterostructure, the interface parameter and the permittivity. The interfacial layer thickness in LaGdO 3 /Si ultra-thin heterostructures was minimized by controlling the pulsed laser deposition parameters and the associated conditions to achieve sub-nanometer EOTs in nMOS HKMG stacks. Studies on ultra-thin LaGdO 3 layer-based planar MIM capacitor architectures revealed the applicability of this new material in next generation radio frequency, analog/mixed-signal and dynamic random access memory devices. In summary, this comprehensive work shows that LaGdO 3 meets the major alternative high-k material challenges, and this new electronic device material has been demonstrated as a gate dielectric of great potential.
